

**Zero-Power Feed-Forward Spur  
Cancellation for Supply  
Regulated CMOS Ring PLLs**

**MICANGS INFOTECH**

# ABSTRACT

- The proposed technique achieves a simulated spur cancellation of about 22 dB at the first spur harmonic.
- Spur cancellation is also robust against large process, voltage, and temperature variations in the gain and bandwidth of the FF path.
- A 1-GHz integer-N PLL prototype in a 65-nm CMOS process has a measured cancellation of 19.5 and 13 dB at the first and the second spur harmonic, respectively, with  $320\mu\text{W}$  of total power consumption.

# EXISTING SYSTEM

- A new reference-spur cancelation technique is presented for supply-regulated ring-oscillator-based integer-N phase-locked loops.
- A passive RC filter is used to implement a feed-forward spur-coupling path to perform spur cancelation at the PLL control signal.
- The spectral purity of a PLL output is quantified as the relative strength of the phase noise and the spurious tones compared to the LO signal.

# PROPOSED SYSTEM

- This paper presents a novel FF spur cancellation technique for supply-regulated ring PLLs.
- Up to the third spur harmonics are canceled significantly by introducing a passive high-pass filter-based FF spur-coupling pat.
- The proposed technique has low complexity and zero power consumption, which makes it suitable for the design of low-power PLLs for low-cost applications.

# HARDWARE REQUIREMENTS

- Processor - intel core i3
- RAM - 2GB
- Hard Disk - 20 GB

**MICANS INFOTECH**

# SOFTWARE REQUIREMENTS

- Tool - MICRO WIND
- Operating system - Windows 7,8

**MICANS INFOTECH**

# REFERENCE

- [1] Gartner. Gartner Says 6.4 Billion Connected ‘Things’ Will Be in Use in 2016, Up 30 Percent From 2015. Accessed: Jul. 1, 2017. [Online]. Available: <http://www.gartner.com/newsroom/id/3165317>
- [2] J. A. Stankovic, “Research directions for the Internet of Things,” IEEE Internet Things J., vol. 1, no. 1, pp. 3–9, Feb. 2014.
- [3] IEEE 802.15.4. Accessed: Jul. 1, 2017. [Online]. Available: <http://standards.ieee.org/>
- [4] M. Mansuri and C.-K. Ken, “Jitter optimization based on phase-locked loop design parameters,” Nov. 2002.